This work provides comparative studies of a double ␦-doped Al 0.3 Ga 0.7 As/In x Ga 1−x As/GaAs symmetrically graded ͑x = 0.15 → 0.2 → 0.15͒ doped-channel field-effect transistor ͑DD-DCFET͒ with respect to a conventional double ␦-doped pseudomorphic high electron mobility transistor ͑pHEMT͒ and a conventional DCFET structure. Over the past years, various compound semiconductor highspeed devices have been devised to meet the growing demands of millimeter-wave integrated circuit ͑MMIC͒ applications.
Over the past years, various compound semiconductor highspeed devices have been devised to meet the growing demands of millimeter-wave integrated circuit ͑MMIC͒ applications. 1, 2 The advanced development in the epitaxial systems, 3, 4 such as the metallorganic chemical vapor deposition ͑MOCVD͒ and the molecularbeam epitaxy ͑MBE͒ technologies with precise control of growth specifications, has stimulated prosperous investigations in the highspeed heterostructure field-effect transistor ͑HFET͒ designs. [5] [6] [7] [8] The doped-channel field-effect transistors ͑DCFETs͒, due to their distinguished doped-channel structure design, have demonstrated distinguished linearity characteristics, because electrons in the channel being attracted to their ionized donors are difficult to be depleted by the decreased gate biases. However, the intrinsic ionized impurity scattering 9 in DCFETs degrade the carrier transport properties. The pseudomorphic high electron mobility transistors ͑pHEMTs͒ preventing the ionized impurity scattering have demonstrated superior high-gain performances. The double ␦-doping techniques have also been employed to enhance the two-dimensional electron gas ͑2DEG͒ concentration and current-drive capability. Nevertheless, the linearity issue may need to be improved as compared to the performance of DCFET structures.
By inheriting the distinguished performance from DCFET and pHEMT structures, respectively, this work proposes a double ␦-doped Al 0.3 Ga 0.7 As/In x Ga 1−x As/GaAs symmetrically graded ͑x = 0.15 → 0.20 → 0.15͒ DCFET to provide comprehensively superior high-gain, high-power, and high-linearity performances. Devising a symmetrically graded InGaAs channel can effectively increase the discontinuity barrier height within the channel/buffer heterostructure to further improve its channel confinement capability. Comparative studies of various device characteristics have been made with respect to a ␦-doped pHEMT and a DCFET, correspondingly, in the present work.
Material Growth and Device Fabrication
The studied structures were grown by the LP-MOCVD deposition system on the semi-insulating ͑SI͒ GaAs substrates. Table I lists the compared DCFET ͑sample A͒, ␦-doped pHEMT ͑sample B͒, and the proposed DD-DCFET ͑sample C͒ structures, respectively. Upon the SI GaAs substrate, the proposed sample C structure consists of, sequentially, a 1000 Å thick GaAs buffer, a 1500 Å thick Al 0.3 Ga 0. ͒, yet without the ␦-doping and spacer layers, whereas sample B has a undoped channel with both upper and inverted ␦-doping concentrations of 3 and 1 ϫ 10 12 cm −2 , respectively. Except for the above different doping schemes, all the studied devices have identical layer structures. The Al compositions of the AlGaAs compounds of the present devices were set to be 0.3 to effectively increase their conduction-band discontinuities without suffering the deep level ͑DX͒ centers effects. 10, 11 Standard photolithography, liftoff, and rapid thermal annealing ͑RTA͒ techniques were employed for the device fabrication. AuGeNi alloy was deposited as the source/drain ohmic contacts, onto which Au was evaporated to reduce the contact resistance. Pt/Au were deposited on the undoped AlGaAs Schottky layer as the gate electrode. The gate dimensions were 1.2 ϫ 100 m 2 for all devices. Mesa etching was performed down to the buffer layer to reduce the substrate leakages. Chemical solutions of H 3 PO 4 /H 2 O 2 /H 2 O were used to wet-etch the GaAs capper.
Results and Discussion
Hall measurements have been conducted to characterize the studied devices at 300 and 77 K under a magnetic field of 5000 G, after removing the cap layers. The corresponding measured 2DEG concentrations, mobility, and mobility-concentration products for samples A, B, and C have been listed in Table II . Unlike the dopedchannel structures of samples A and C, sample B has an undoped psudomorphic channel. Therefore, the 2DEG in sample B can significantly prevent the ionized scattering effects to demonstrate the highest transport mobility of 4675 ͑21757͒ cm 2 V s at 300 ͑77͒ K. The proposed DD-DCFET, sample C, having a slightly lower doped channel than sample A, also shows a higher mobility of 3850 ͑18000͒ cm 2 /V s than 2804 ͑14380͒ cm 2 /V s of sample A at 300 ͑77͒ K, respectively. In order to provide a fair comparison, the doping schemes for all three devices have been devised to provide a similar 2DEG concentration, as shown in Table II . Sample C has employed the dual ␦-doping layers to compensate for the 2DEG concentration loss, decreasing its channel doping more than sample A. Besides, all three samples have the same symmetrically graded InGaAs channel design. Thus, most of the 2DEG population can be z E-mail: cslee@fcu.edu.tw confined in the central part of the V-shaped channel with the lowest In composition to further improve its transport velocity. Consequently, samples B and C have exhibited similar mobilityconcentration products of 1.44 and 1.31 ϫ 10 16 V −1 s −1 , respectively, at 300 K, and both are higher than 1.1 ϫ 10 16 V −1 s −1 of sample A. The above comparisons indicate that samples B and C demonstrate more improved current drive capability than sample A.
The device dc current-voltage characteristics were characterized using a Keithley 4200 analyzer. The common-source current-voltage characteristics for samples A, B, and C at 300 K are shown in Fig.  1a -c, respectively. Figure 2 shows the extrinsic transconductance ͑g m ͒ and the saturation drain current density ͑I DS ͒ as a function of the gate-to-source voltage for samples A, B, and C at 300 K with V DS = 3 V, respectively. Both samples B and C have shown higher drain-source saturation current densities ͑I DSS ͒, defined at V GS = 0 V, of 193.6 and 167.9 mA/mm and maximum saturation drain current densities ͑I DS,max ͒ of 363 and 360 mA/mm than those of sample A ͑I DSS /I DS,max = 99.9/342 mA/mm͒. These verify the comparisons in 2DEG concentration-mobility products characterized by the Hall measurement. Similarly, samples B and C have shown higher maximum extrinsic transconductance ͑g m,max ͒ of 182 and 164 mS/mm than 140 mS/mm of sample A. This is mainly due to the reduced impurity scattering phenomena by the undoped channel of sample B and the decreased channel doping in sample C, as compared to the heavily-doped channel structure of sample A. Nevertheless, we define the gate-voltage swing ͑GVS͒ as the available gate bias range where the transconductance plateau is no less than 90% of the g m,max value. Samples A and C have shown improved GVS linearity of 1.25 and 1.07 V than 0.75 V of sample B. The corresponding available I DS ranges for samples A, B, and C were determined to be 175, 152, and 170 mA/mm, respectively, as shown in Fig. 3 . The improved GVS linearity property of samples A and C is attributed to their doped-channel structures. Alhough the attractive forces between the channel impurities and the 2DEG would degrade the electron-transport property, they could retard the 2DEG depletion by the decreased gate bias, thus leading to the improved GVS linearity. Consequently, in contrast to only partially good device characteristics of samples A and B, respectively, the compromised design by employing the decreased channel doping and the double ␦-doped structure in sample C has demonstrated comprehensively superior performances with regard to the device gain, current drive, and GVS linearity at the same time. Figure 4 and its inset show the two-terminal gate-drain breakdown and forward turn-on characteristics at 300 K for samples A, B, and C, respectively. Higher turn-on voltage, being able to allow a larger induced current in the channel, together with lower breakdown voltage can provide a broader bias regime, thus advantageous to the output power performance. The two-terminal gate-drain breakdown voltage ͑BV GD ͒ and forward turn-on voltage ͑V on ͒ are defined to be the gate-drain voltages at which the magnitudes of gate current densities are 1 mA/mm. The BV GD ͑V on ͒ values for samples A, B, and C are −27.9 ͑1.2͒, −22 ͑0.95͒, and −24.3 ͑1.0͒ V, respectively. Though samples A and C show similar reverse breakdown curves in the small voltage regime, they significantly deviate close to the defined I G = 1 mA/mm level. This is attributed to the fact that the ␦-doped quantum wells ͑QWs͒ in the Schottky contact layer enhance the tunneling mechanism, because the gate-leakage currents mainly consist of two major contributions: ͑i͒ the electron injection through thermionic-field emission over the Schottky gate barrier and ͑ii͒ the tunneling current through the Schottky gate barrier at high electric field. Therefore, sample A without the upper ␦-doping structure can greatly prevent the tunneling leakages through the Schottky gate barrier at high electric field and has resultantly shown more improved BV GD ͑V on ͒ characteristics than samples B and C.
The characteristics of extrinsic transconductance, output conductance, and voltage gain at 300 K with respect to the drain-source voltage for samples A, B, and C have been shown in Fig. 5 , respectively. Because lower In composition of the In x Ga 1−x As compound can suffer less from the high-field kink effects, the In compositions of the symmetrically graded ͑x = 0.15 → 0.2 → 0.15͒ In x Ga 1−x As channel of the studied devices were designed to linearly decrease from the central part of the InGaAs channel towards the buffer side. The kink effects, the substrate leakage current, and the output conductance can then be effectively reduced. Consequently, samples A, B, and C have all demonstrated low output conductance ͑g d ͒ values of 0.76, 1.12, and 0.9 mS/mm at V DS = 4 V, respectively. Lower g d values of samples A and C than sample B are possibly attributed to the impurity scattering effects in the doped channel. Similar to the discussions on the transport property in the previous section, the attractive forces resulted from the channel impurities would slow down the 2DEG transport. Thus, electrons in the doped channel are more difficult to initiate the effective impact ionizations. The kinkeffects phenomena in samples A and C are more alleviated than in sample B. Moreover, higher channel doping in sample A has resulted in a lower g d value than that of sample C. Consequently, with the voltage gain defined to be g m /g d , both samples A and C have shown higher device gains of 181 and 176 than 159 of sample B at V DS = 4 V. In comparison to the dc characteristics, the present sample C of DD-DCFET is comprehensively superior to one of our previous works 12 with A v = 132, g d = 2.24 mS/mm, BV GD = −15.9 V, and GVS = 0.8 V at 300 K. Figure 6 shows the output power ͑ P out ͒, power gain ͑G s ͒, and the power-added efficiency ͑PAE͒ characteristics at 300 K, measured at 2.4 GHz using an on-wafer load-pull system. The devices are operated at class-AB condition and compromised by the power-added efficiency and the output power. The characterized power performances with their respective gate-bias conditions for all three samples are listed in Table III . The product of high device gain and enhanced current drive capability directly result in the improved power performance, and the extended bias range formed by BV GD and V on is further beneficial to the power applications, as discussed before. Though sample B has the highest g m,max value as compared to samples A and C, its limited linearity and breakdown properties degrade the power characteristics. 7 Consequently, samples A and C have shown comparably superior power characteristics, including P out of 13.29 ͑213.3͒/12.75 ͑188.4͒ dBm ͑mW/mm͒, G s of 17.11/17.05 dB, and PAE of 49.03/48.84%, as compared to those of sample B and the insulated-gate FET. 13 The noise characteristics with their respective gate-bias conditions for samples A, B, and C are also listed in Table III , respectively. It was characterized over a frequency range of 1.2 to 7.2 GHz at 300 K using an HP8970B noise figure meter. Although higher drain current leads to more noisy characteristics, decreasing the current from its g m,max peak degrades the device gain, as shown in Fig. 2 , and exaggerates the noise figures by the following equation
where NF min denotes the minimum noise figure, is the operation frequency, C gs is the gate-to-source capacitance, R s /R g are the parasitic source/gate resistance, and R i is the equivalent input resistance, Figure 1 . Common-source current-voltage characteristics for ͑a͒ sample A, ͑b͒ sample B, and ͑c͒ sample C, respectively, at 300 K.
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Journal of The Electrochemical Society, 154 ͑5͒ H374-H379 ͑2007͒ H376 respectively. Therefore, optimum bias conditions were obtained in Table III to achieve the minimum noise figure performance with a similar current level for the studied devices, as can be found in Fig.  2 . Consequently, sample B has demonstrated the lowest minimum noise figure of 1.2 dB and highest associated gain of 18.74 dB as compared to samples A and C, respectively, at the same I DS level. Sample B is more suitable for low-noise circuit applications, whereas sample A is suitable for high-power implementations. Besides, sample C, possessing the compromised design between the DCFET ͑sample A͒ and the pHEMT ͑sample B͒ structures, can be promisingly applied to high voltage-gain, high power, and high linearity MMIC technologies.
The temperature-dependent g m and I DSS characteristics, from 300 to 450 K, vs the gate voltage for sample C have further been indicated in Fig. 7 to investigate its thermal stability. Both g m and I DSS were observed to decrease with temperature. The decrease of I DSS was due to the enhanced carrier-carrier scattering effects at high temperatures, because the increased thermal energies of carriers enhance the carrier-carrier collisions and degrade the transport property. The decrease of g m was due to the decreased current densities and the degraded substrate/gate leakages at high temperatures. As discussed before, samples B and C have shown comparably higher g m,max and I DS,max values than sample A at room temperature, due to their improved transport properties. As shown in Fig. 8 , sample C ͑A͒ has shown more stable variations of 25.6 ͑22͒/31.4 ͑23͒% in g m,max /I DS,max , respectively, as the ambient temperature is increased from 300 to 450 K, which are superior to the 31.6/34% in g m,max /I DS,max of sample B. The following are possible reasons to account for this observation. Because sample B with an undoped InGaAs channel is much more dominated by the lattice scattering at high temperatures than the doped-channel structure of sample C, its carrier transport property is more likely degraded by the increased thermal vibrations of lattice atoms, as compared to that in sample C. The thermally generated carriers enhance the screening effects to reduce the impurity scattering mechanism in the doped-channel devices. Therefore, the doped-channel structure can suffer less than the thermal variations as observed in samples A and C, respectively. The threshold voltage ͑V th ͒ was determined from the intercept of the gate-voltage axis of the extrapolated line of the I DSS slope in Fig. 7 . The temperature dependences of V th for samples A-C have also been shown in Fig. 8 . The threshold voltage shifts ͑⌬V th ͒ from 300 to 450 K were determined to be −0.11, −0.23, and −0.13 V, and the thermal threshold coefficients ͑‫ץ‬V th /‫ץ‬T͒ were −0.73, −1.53, and −0.86 mV/K for samples A, B, and C, respectively. Similar to the observed g m characteristics, sample C has demonstrated comparably good thermal threshold characteristics as sample A, yet has shown lower threshold magnitude and much improved thermal threshold stability than sample B. In addition, samples A and C have shown superior thermal threshold stability as compared to other reports. 15, 16 The microwave characteristics of the studied devices were characterized using a HP 8510B vector network analyzer in conjunction with the cascaded probes over the frequency range of 0.2-20 GHz. The gate dimensions are 1.2 ϫ 200 m 2 with the drain-to-source spacing of 7 m for all three devices. Due to the distinguished g m performances, both samples B and C have shown a higher cutoff frequency ͑ f T ͒ of 20.5 and 18.1 GHz and the maximum oscillation frequency ͑ f max ͒ of 43 and 34.5 GHz than those of sample A ͑ f T /f max = 13.3/30 GHz͒ at 300 K. The high-frequency characteristics of sample C at 300, 360, and 420 K have also been shown in Fig. 9 , respectively. Figure 10 draws the extracted temperature dependences of f T and f max for samples A, B, and C, respectively. Both f T and f max decrease monotonously with temperature, which are similar to the decreased g m characteristics. The thermal coefficients for f T ͑ f max ͒, defined as ‫ץ‬f T /‫ץ‬T ͑‫ץ‬f max /‫ץ‬T͒, were calculated to be −4.17 ͑−22.5͒, −18.4 ͑−75͒, and −8.33 ͑−37.5͒ Hz/K for samples A, B, and C, respectively. Consequently, sample C has shown comparably good high-frequency performance with much improved thermal stability as compared to sample B. 
